FASTR: FPGA-based Acceleration of Hierarchical Foundation Models for SAR ATR.

Sachini Wickramasinghe, Cauligi S. Raghavendra, Viktor K. Prasanna

Browse the full FCCM paper archive.