A methodology for inserting clock-management strategies in transaction-level models of systemon- chips.

Hend Affes, Michel Auguin, Franois Verdier, Alain Pegatoquet

Browse the full FDL paper archive.