VEST - An Intelligent Tool for Timing SoCs Verification Using UML Timing Diagrams.

Andrzej Pulka, Adam Milik

Browse the full FDL paper archive.