Modeling of signal integrity in bus communications with timed data flow SystemC-AMS.

Ruomin Wang, Julien Denoulet, Sylvain Feruglio, Farouk Vallette, Patrick Garda

Browse the full FDL paper archive.