Flexible runtime verification based on logical clock constraints.

Daian Yue, Vania Joloboff, Frdric Mallet

Browse the full FDL paper archive.