Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FIT
/
Paper
Automating the CMOS Gate Sizing for Reduced Power/Energy.
Azam Beg
Venue
National
FIT
Year
2014
Proceedings
FIT
DBLP record
conf/fit/Beg14 ↗
Browse the full
FIT paper archive
.