Using Formal Verification Techniques to Reduce Simulation and Test Effort.

Odile Laurent, Pierre Michel, Virginie Wiels

Browse the full FM paper archive.