Skip to content

Counter-strategy guided refinement of GR(1) temporal logic specifications.

Rajeev Alur, Salar Moarref, Ufuk Topcu

VenueBFMCAD
Year2013
ProceedingsFMCAD

Browse the full FMCAD paper archive.