Reducing interpolant circuit size by ad-hoc logic synthesis and SAT-based weakening.

Gianpiero Cabodi, Paolo Camurati, Marco Palena, Paolo Pasini, Danilo Vendraminetto

Browse the full FMCAD paper archive.