Verifying equivalence of memories using a first order logic theorem prover.

Zurab Khasidashvili, Mahmoud Kinanah, Andrei Voronkov

Browse the full FMCAD paper archive.