Design-Time Railway Capacity Verification using SAT modulo Discrete Event Simulation.

Bjrnar Luteberget, Koen Claessen, Christian Johansen

Browse the full FMCAD paper archive.