Estimating worst-case latency of on-chip interconnects with formal simulation.

Freek Verbeek, Nik van Vugt

Browse the full FMCAD paper archive.