Procedures for minimization of "exclusive-OR" and "logical-equivalence" switching circuits.

C. V. Ramamoorthy

Browse the full FOCS paper archive.