Intrinsic evolvable hardware for combinatorial synthesis based on SoC+FPGA and GPU platforms.

Carlos Ivn Camargo Bareo, Cesar Augusto Pedraza Bonilla, Luis Fernando Nio, Jos Ignacio Martinez Torre

Browse the full GECCO paper archive.