A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoder.

Yanni Chen, Dale E. Hocevar

Browse the full GLOBECOM paper archive.