LUT Level Information Flow Tracking for FPGA Design Security Verification.

Jiacheng Zhu, Wei Hu, Lingjuan Wu, Dan Zhu, Dejun Mu

Browse the full GLOBECOM paper archive.