High-speed, high-bandwidth DRAM memory bus with crosstalk transfer logic (XTL) interface.

Hideki Osaka, Toyohiko Komatsu, Susumu Hatano, Takeshi Wada

Browse the full HOTI paper archive.