BARD: Reducing Write Latency of DDR5 Memory by Exploiting Bank-Parallelism.

Suhas K. Vittal, Moinuddin Qureshi

Browse the full HPCA paper archive.