Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing Multi-core Efficiency on an IBM POWER Server.

Yazhou Zu, Daniel Richins, Charles Lefurgy, Vijay Janapa Reddi

Browse the full HPCA paper archive.