Multi-Ring on-Chip Interconnected Architecture for Spiking Neural Network Hardware Implementations.

Junxiu Liu, Dong Jiang, Yuling Luo, Senhui Qiu

Browse the full HPCC paper archive.