An Analytical Model Proposed for Evaluating Efficiency of Partitioning Code in Hybrid Architectures Based on DSP and FPGA.

ricles Rodrigues Sousa, Luis Meloni

Browse the full HPCC paper archive.