A dynamic computational memory address architecture for systolic array CNN accelerators.

Min Tang, Sheng Liu

Browse the full HPCC paper archive.