A novel hybrid memory architecture with parallel DRAM for fast packet buffers.

Arthur Mutter

Browse the full HPSR paper archive.