Architecture and performance models for scalable IP lookup engines on FPGA.

Yi-Hua E. Yang, Yun Qu, Swapnil Haria, Viktor K. Prasanna

Browse the full HPSR paper archive.