Multi-match packet classification on memory-logic trade-off FPGA-based architecture.

Carlos A. Zerbini, Jorge M. Finochietto

Browse the full HPSR paper archive.