A Parallel Simulated Annealing Approach for Floorplanning in VLSI.

Jyh-Perng Fang, Yang-Lang Chang, Chih-Chia Chen, Wen-Yew Liang, Tung-Ju Hsieh, Muhammad T. Satria, Chin-Chuan Han

Browse the full ICA3PP paper archive.