A Dataflow IR for Memory Efficient RIPL Compilation to FPGAs.

Robert J. Stewart, Greg J. Michaelson, Deepayan Bhowmik, Paulo Garcia, Andy Wallace

Browse the full ICA3PP paper archive.