A Hardware Architecture For Reconfigurable Intelligent Surfaces with Minimal Active Elements for Explicit Channel Estimation.

George C. Alexandropoulos, Evangelos Vlachos

Browse the full ICASSP paper archive.