FPGA based implementation of decoder for array low-density parity-check codes.

Pankaj Bhagawat, Momin Uppal, Gwan Choi

Browse the full ICASSP paper archive.