Optimal choice of intermediate latching to maximize throughput in VLSI circuits.

Peter R. Cappello, Andrea S. LaPaugh, Kenneth Steiglitz

Browse the full ICASSP paper archive.