A second generation Silicon compiler for bit-serial signal processing architecture.

Y. S. Cheung, S. C. Leung

Browse the full ICASSP paper archive.