The FFT butterfly operation in 4 processor cycles on a 24 bit fixed-point DSP with a pipelined multiplier.

Martin Grajcar, Bernhard Sick

Browse the full ICASSP paper archive.