A design method of systolic arrays under the constraint of the number of the processors.

Satoshi Horiike, Shogo Nishida, Toshiaki Sakaguchi

Browse the full ICASSP paper archive.