An area-efficient VLSI architecture for decoding of Reed-Solomon codes.

Jah-Ming Hsu, Chin-Liang Wang

Browse the full ICASSP paper archive.