A single chip VLSI architecture for a real time stereo vision processor.

Francis Jutand, Serge Maginot, Nicolas Demassieux, Henri Matre

Browse the full ICASSP paper archive.