VLSI design of multi-rate arrays for DSP algorithm.

Aihua Li, Sayfe Kiaei

Browse the full ICASSP paper archive.