Skip to content

41.7BN-pixels/s reconfigurable intra prediction architecture for HEVC 25601600 encoder.

Zhenyu Liu, Dongsheng Wang, Hongxiang Zhu, Xiaodong Huang

Year2013
ProceedingsICASSP

Browse the full ICASSP paper archive.