A RISC architecture with uncompromised digital signal processing and microcontroller operation.

Daniel Martin, Robert E. Owen

Browse the full ICASSP paper archive.