A novel architecture design for VLSI implementation of an FIR decimation filter.

Hanafy Meleis, Pierre Le Fur

Browse the full ICASSP paper archive.