Automatic generation of architectural models for designing dedicated VLIW signal processors.

G. Menez, Michel Auguin, Fernand Bori, C. Carrire

Browse the full ICASSP paper archive.