A versatile architecture for VLSI implementation of the Viterbi algorithm.

B. K. Min, Nicolas Demassieux

Browse the full ICASSP paper archive.