Architecture of high-speed 22-bit floating-point digital signal processor.

Yoshikazu Mori, Toshio Jufuku, Masao Iida, Akira Nomura, Noboru Ichiura, Takao Nakamura

Browse the full ICASSP paper archive.