VHDL modeling for signal processor development.

Cory S. Myers, Ray Dreiling

Browse the full ICASSP paper archive.