A digital signal processor module architecture and its implementation using VLSIs.

K. Okada, T. Ehara, H. Suzuki, K. Yanagida, K. Saito, N. Ichiura

Browse the full ICASSP paper archive.