A low-power DSP core architecture for low bitrate speech codec.

Hiroyuki Okuhata, Morgan Hirosuke Miki, Takao Onoye, Isao Shirakawa

Browse the full ICASSP paper archive.