A VLSI design of processing element for reconfigurable systolic architectures based on LNS.

George M. Papadourakis, John Condorodis

Browse the full ICASSP paper archive.