Bit-serial, VLSI architecture for the implementation of maximum-length number-theoretic transforms using mixed basis representation.
M. G. Parker, Mohammed Benaissa
Browse the full ICASSP paper archive.
M. G. Parker, Mohammed Benaissa
Browse the full ICASSP paper archive.