Parallel programming of a symmetric transport-triggered architecture with applications in flexible LDPC encoding.

Blaine Rister, Pekka Jskelinen, Olli Silvn, Jari Hannuksela, Joseph R. Cavallaro

Browse the full ICASSP paper archive.