A VLSI architecture for a universal high-speed multirate FIR digital filter with selectable power-of-two decimation/interpolation ratios.

Henry Samueli, Thu-ji Lin

Browse the full ICASSP paper archive.