High-speed arithmetic coder/decoder architectures.

Gireesh Shrimali, Keshab K. Parhi

Browse the full ICASSP paper archive.